


Riga L System Function Block Diagram




I2C	AP, SCP, SSPM	Function	I2C Spec.	Budget Timing	I2C Address
I2C-0	AP	CTP	400 Kbps	Yes.	ILI9881H I2C address: Write:0xAA, Read:0xAB
I2C-1(I3C)	AP ,SCP	ALS and P Sensor	400 Kbps	Yes.	TMD27504 I2C Address 0x72, Write: 0x92, Read: 0x93 MN58406DKDN I2C Address 0x82, Write: 0x82, Read: 0x83
		Ambient Light Sensor	400 Kbps	Yes.	TSL2560 I2C address: (Write:0x72, Read:0x73 MN26005UKDN I2C address: Write:0x92, Read:0x93
I2C-2 (I3C)	AP	Front Camera - 8M	400 Kbps	Yes.	5SK4H7YX03-FGX9 I2C address: Write:0x20, Read:0x21
		Main Camera - 13M	400 Kbps	Yes.	5SK3L6XX03-FGX9 I2C address: Write:0x5A, Read:0x5B
I2C-3	AP	HAPTIC DRIVER	400K bps	Yes.	DRV2624 I2C address: Write:0xB4, Read:0xB5 XMB624 I2C address: Write:0xB4, Read:0xB5
		Sar Sensor	400K bps	Yes.	A96T346DFF I2C address: Write:0x40, Read:0x41
		Smart PA1	400K bps	Yes.	TAS2563 I2C address: Write:0x9A, Read:0x9B
		Smart PA2	400K bps	Yes.	TAS2563 I2C address: Write:0x9C, Read:0x9D
I2C-4 (I3C)	AP	Wide Camera - 8M	400 Kbps	Yes.	5SK4H7YX03-FGX9 I2C address: Write:0x20, Read:0x21
		Depth Camera - 2M	400 Kbps	Yes.	OV02A10-GA4A I2C address: Write:0x7A, Read:0x7B
I2C-5	SSPM	Charger	400 Kbps	Yes.	RT9471D I2C address: Write:0xA6, Read:0xA7
		CC Logic	400 Kbps	Yes.	TUSB320 I2C address: Write:0x8E, Read:0x8F RT1711 address: Write:0x9C, Read:0x9D
		LCD Bias	400 Kbps	Yes.	QMS109 I2C address: Write:0x7C, Read:0x7D OC92131 I2C address: Write:0x7C, Read:0x7D

Note : I2C Spec. : Standard mode (100 kbps) and Fast mode (400 kbps), Fast mode Plus (1 Mbps) and High-speed mode (3.4 Mbps)

SPI

SPI List

	GPIO	Device	Device IC	IC 供应商
SPI0	GPIO[85;86;87;88]	Fingerprint	FPC1510A	/
SPI1	GPIO[161;162;163;164]	A+G	ICM-40607	INVENSENSE
			BMI160	BOSCH
SPI2	GPIO[0;1;2;94]	LCM	ILI9881H	ILITEC
SPI3	GPIO[21;22;23;24]	CODEC(DSP)	DBMD4	DSPG
SPI4	GPIO[4;5;6;7]			



Schematic design notice of "11_BB_POWER_IO" page.


Note 11-1: C216 closed DVDD18_MSDC0 150mil
C217 closed DVDD18_MSDC1 150mil

Note 11-2: C218 closed DVDD28_MSDC1 150mil

Note 11-3: Connects "AVDD09_SSUSB" to GND
when USB3.0 is not used.

Note 11-4: Connects "AVDD09_UFS" to GND when UFS is not used.

Title	02_BB_POWER_IO	REV: V10
DOCUMENT NO:	Design Name	Size C
DEPARTMENT:	WINGTECH-SH	DESIGNER: LUJFENGLEI
Date:	Friday, May 10, 2019	Sheet 4 of 65



Schematic design notice of "12_BB_1" page.

Note 12-1: "PWRAP_SPI0_CSN" and "AUD_DAT_MISO0" are bootstrap pins to select which interface will be the JTAG pin out.

PWRAP_SPI0_CSN	AUD_DAT_MISO0	AP_JTAG	IO_JTAG
HI	LO	N/A	N/A
HI	HI	SPI_CSB/SPI_CLK/ SPI_MO/SPI_MI/EINT8	N/A
LO	LO	SPI_CSB/SPI_CLK/ SPI_MO/SPI_MI/EINT8	DPI_11/DPI_HSYNC/DPI_VSYNC/DPI_DE/ DPI_CK/DPI_D8/DPI_D9
LO	HI	MSDC1_CLK/CMD/ DAT0/DAT1/DAT2	N/A


Note 12-2: "AUD_DAT_MISO0" is bootstrap pin to enable serial JTAG output over USB2.0 interface or not.

When "AUD_DAT_MISO0" is pulled to high in system start up and then USB2.0 interface will be switched into serial JTAG mode.

"AUD_DAT_MISO1" is bootstrap pin to select system booting up from eMMC or UFS device.


AUD_DAT_MISO1	Bootling device
LO	eMMC
HI	UFS

File	03_BB_1_RF&SIM_IF	REV: V10
DOCUMENT NO:	Design Name	Size C
DEPARTMENT:	WINGTECH-SH	DESIGNER: LUIFENGLEI
Date:	Friday, May 10, 2019	Sheet 5 of 65




Schematic design notice of "13_BB_2" page.

Note 13-1: CSI ports which are no use could be connected to GND or set in NC.
For detail information, please refer to MT6771 Design Notice




File	04_BB_2_MIP&GPIO	REV: V10
DOCUMENT NO.	Design Name	Rev D
DEPARTMENT	WINGTECH-SH	DESIGNER: LUYINGJIE
Date:	Friday, May 10, 2019	Sheet 6 of 65



Schematic design notice of "14_BB_3" page.


Note 14-1: The resistor of EMI_EXTR for DRAM has to be placed near to BB as close as possible
R501, please select 60.4 ohm 1% resistor




Title	06_BB_AUXADC_Thermal	REV: V10
DOCUMENT NO.:	Design Name	Size C
DEPARTMENT:	WINGTECH-SH	DESIGNER: LIUFENGLEI
		
Date:	Friday, May 10, 2019	Sheet 8 of 65

Schematic design notice of "20_POWER_MT6358-Buck" page.

Note 20-1: Please select C707 with 0402 size



Title		07_POWER_MT6358-Buck		REV: V10	
DOCUMENT NO.: Design Name				Size C	
DEPARTMENT: WINGTECH-SH			DESIGNER: LIUFENGLEI		
					
Date: Friday, May 10, 2019			Sheet 9 of 65		



Schematic design notice of "22_POWER_MT6358-General"

Note 22-1: EXT_PMIC_EN1 : For UFS_1V8, and keep floating if it is not used
EXT_PMIC_EN2 : For VA09 of SSUSB/UFS, and keep floating if it is not used

File	09_POWER_MT6358-General	REV: V10
DOCUMENT NO.	Design Name	Size C
DEPARTMENT:	WINGTECH-SH	DESIGNER: LIUFENGLEI
Date:	Friday, May 10, 2019	Sheet 11 of 65

Route AVDD18_AUXADC/AUXADC_VIN with 3mil trace width and with well GND shielding.
AVDD18_AUXADC/AUXADC_VIN need to be shielded with GND or AVSS18_AUXADC.

Please connect DCXO GND to main GND by independent L1-2 GND via.
DON'T connect it through L1 GND


Title	11_POWER_MT6358_Clock	REV: V10
DOCUMENT NO.:	Design Name	Size C
DEPARTMENT:	WINGTECH-SH	DESIGNER: LIUFENGLEI
		
Date:	Friday, May 10, 2019	Sheet 13 of 65


iREPAIR



Title		12_POWER_MT6370-General	REV: V10
DOCUMENT NO.:		Design Name	Size C
DEPARTMENT:		WINGTECH-SH	DESIGNER: LIUFENGLEI
Date:		Friday, May 10, 2019	Sheet 14 of 65





Title		13_POWER_MT6370-Charger + PP	REV: V10	
DOCUMENT NO.:		Design Name	Size C	
DEPARTMENT:		WINGTECH-SH	DESIGNER: LIUFENGLEI	
				
Date:		Friday, May 10, 2019	Sheet	15 of 65

iREPAIR




Schematic design notice of "27_POWER_SubPMIC-HV powers" page.

Note 27-1: It is recommended to reserve 0-ohm and cap. for BOM fine tune to minimize RF de-sense.

Note 27-2: It is recommended to reserve 0-ohm for BOM fine tune to minimize RF de-sense.

File 14_POWER_MT6370-HV powers		REV: V10
DOCUMENT NO.: Design Name		Size C
DEPARTMENT: WINGTECH-SH		DESIGNER: LIUFENGLEI
		
Date: Friday, May 10, 2019	Sheet	16 of 65

LDO for EMI_VDD1 of LPDDR4 VDD1




Title 15_POWER_ThirdParty_Powers		REV: V10
DOCUMENT NO:	Design Name	Size C
DEPARTMENT:	WINGTECH-SH	DESIGNER: LIUFENGLEI
WINGTECH		
Date:	Friday, May 10, 2019	Sheet 17 of 65

iREPAIR



Title		16_BB_POWER_PDN	REV: V10
DOCUMENT NO.:		Design Name	Size C
DEPARTMENT:		WINGTECH-SH	DESIGNER: LIUFENGLEI
			
Date:		Friday, May 10, 2019	Sheet 18 of 65



Schematic design notice of "44_Memory_eMMC_LPDDR4X"


Note 44-1: Please refer to power supply related page select VDRAM 2 / VDRAM1 output voltage properly for LPDDR4X

Note 44-2: DRAM ZQx resistor = 240ohm (1%) that must be connected to VDDQ.

Note 44-3: Please refer to eMCP vendor's datasheet or MTK common design notice to get the recommendation bypass cap. value for VCC/VCCQ/VDDI power domains of eMMC.

Note 44-4: VDD2 VDDQ decoupling cap: closed to DRAM ball.
For other cap for PMIC [≥10uF, at PMIC page]:
please also refer to MMD and layout guide for placement.

File	17_Memory_LPDDR4_POWER	Rev	V10
Document No.	Design Name	Size	D
Department	WINGTECH-SH	Designer	LIUFENGJIE
Drawn	Friday, May 10, 2019	Sheet	10 of 10



Schematic design notice of "44_Memory_eMMC_LPDDR4X"

Note 44-1: Please refer to power supply related page select VDRAM 2 / VDRAM1 output voltage properly for LPDDR4X



Note 44-2: DRAM ZQx resistor = 240ohm (1%) that must be connected to VDDQ,

Note 44-3: Please refer to eMCP vendor's datasheet or MTK common design notice to get the recommendation bypass cap. value for VCC/CCQ/VDDI power domains of eMMC.

Note 44-4: VDD2 VDDQ decoupling cap: closed to DRAM ball.
For other cap for PMIC (>10uF, at PMIC page):
please also refer to MMD and layout guide for placement.


File:	18_Memory_eMMC_LPDDR4	REV:	V10
DOCUMENT NO.:	Design Name	Rev:	D
DEPARTMENT:	WINGTECH-SH	DESIGNER:	LEIFENGLEI
DATE:	Friday, May 30, 2019	Draw:	20 of 45

BATTERY CONNECTOR




FILE:	30_Battery/USB IF	REV:	V00
DOCUMENT NO.:	Design Name	Size:	D
DEPARTMENT:	WINGTECH-SH	DESIGNER:	LAFENGLES
WINGTECH			
Date:	Saturday, May 11, 2019	Sheet:	23 of 60

Receiver




HAC




AW8155 FOR HAC

HAPTIC DRIVER



AUDIO PA

SMART PA/CIRRUSSLOGIC/CS35L41/I2C Address Write 0X80 Read 0x81 AD1=0 AD0=0




SPK/Receiver/Vibrator





FILE:	37_SPKReceiverVibrator	REV:	V00
DOCUMENT NO.:	Design Name	Rev:	0
DEPARTMENT:	WINGTECH SH	DESIGNER:	LAMPUNGLES
DATE:	Friday, May 10, 2019	Sheet:	23 of 60

MAIN MIC




TOP MIC




FILE:	30_MIC	REV:	V00
DOCUMENT NO.:	Design Name	Rev:	0
DEPARTMENT:	WINGTECH SH	DESIGNER:	LAFENGLES
DATE:	Friday, May 10, 2019	Sheet:	24 of 60



IOVCC_LCD 1.8V



LCD-Connector




Common Mode Filter





LCD Gate Drive

LCD Gate Driver I2C address: 0X3E (Write:0x7C, Read:0x7D)





LCD-BACKLIGHT




File:	40_LCD/CTP IF	REV:	V02
DOCUMENT NO:	Design Name	Rev:	0
DEPARTMENT:	WINGTECH-01	DESIGNER:	LUPENGLI
WINGTECH			
Date:	Friday, May 10, 2019	Sheet	26 of 65


Main Camera 13M




Depth Camera 2M




Wide Camera 8M




Front Camera 8M




Rear CAM and other Camera AVDD 2P8




5M 8M CAM DVDD



Proj: 41.Camera IF	Rev: V0
Document No: 888A_15_20190511250	Rev: D
Department: DEPARTMENT	Designer: DESIGNER
Date: Friday, May 10, 2019	Sheet: 37 of 45




Input and output cap voltage confirm ?






File:	42_Flash/RGB	REV:	V10
DOCUMENT NO:	Design Name	Rev:	0
DEPARTMENT:	WINGTECH-01	DESIGNER:	LUPINGZHU
Date:	Friday, May 10, 2019	Sheet:	28 of 65

Fingerprint




Fingerprint





FILE:	43.Fingerprint	REV:	V00
DOCUMENT NO.:	8888_1_10_20180111000	Rev:	0
DEPARTMENT:	Wingtech-S2	DESIGNER:	DESIGNER
DATE:	Friday, May 10, 2019	Sheet:	28 of 60

ACCELEROMETER+GYRO





ALP-Sensor



Proximity Sensor





Ambient Light Sensor




File:	44_Sensor	REV:	V10
DOCUMENT NO.:	Design Name	Dim:	D
SCHWEMMST:	WINGTECH-SH	DESIGNER:	LAPINGLES
Date:	Friday, May 10, 2019	Sheet	36 of 62




SIM&SD Connector



Power Key / Key Pad




Note 75-1: DO NOT put pull-up resistor on PWRKEY
Note 75-2: Volume Up:KPCOL0+GND
Volume Down:KPCOL2+GND



Title: 46_Sidekey		REV: V10
DOCUMENT NO.: Design Name		Size: D
DEPARTMENT: WINGTECH-SH		DESIGNER: LAUFENGLE
		
Date: Friday, May 10, 2019	Sheet: 32 of 05	


GPIO Interface



MIPI Interface



POWER Interface



I2C Interface



iREPAIR



5

4

3

2

1

D

C

B

A

5

4

3


2

1

iREPAIR




Rev	
<Rev>	
Rev	Revised Number
Alt	Change
Date: 2024-05-10 10:10:10	
Scale: 1:1	



Attenuator for Detector



Power For MT6177



RX Port Assignment

Pin	Signal	Pin	Signal
1	TX0	15	RX0
2	TX1	16	RX1
3	TX2	17	RX2
4	TX3	18	RX3
5	TX4	19	RX4
6	TX5	20	RX5
7	TX6	21	RX6
8	TX7	22	RX7
9	TX8	23	RX8
10	TX9	24	RX9
11	TX10	25	RX10
12	TX11	26	RX11
13	TX12	27	RX12
14	TX13	28	RX13
15	TX14	29	RX14

Note1: 4.7uF close to RFX and check connection with pins

Note2: 600 Attenuator and check connection with amplifier

iREPAIR



Title		Reserved	REV: V01
DOCUMENT NO:		Design Name	Rev: A1
DRAWN BY:		WROTECH 04	DESIGNED: (LEFT FIELD)
DATE:		Friday, May 10, 2019	Sheet 38 of 45

5

4

3

2

1

D

C

B

A

iREPAIR



5

4

3

2

1

Title		Reserved	REV: V01
DOCUMENT NO:		Design Name	Rev: A1
DRAWN BY:		WROTECH 04	DESIGNED: (LEFT FIELD)
DATE:		Friday, May 10, 2019	Sheet 38 of 45

WROTECH

5

4

3

2

1

D

C

B

A

5

4

3


2

1


iREPAIR




Title	
Author	
Editor	
Reviewer	
Approved	
Version	1.0




B1 PRX




B7 PRX



B3 PRX



B2 PRX



B4 PRX

Band Note:

	FL4704	FL4701	FL4707	FL4701	FL4702	FL4703	FL4702	FL4601	FL4602	FL4604	FL4603	U4802	U4805
China	B1	↘	B3	↘	G1900	↘	B34/39	B5	B8	↘	↘	B40	B38/B41
CMCC	B1	B2	B3	↘	G1900	B7	B34/39	B5	B8	↘	↘	B40	B38/B41
Asia Pacific Simple	B1	↘	B3	↘	G1900	↘	↘	B5	B8	↘	↘	B40	B38/B41
Asia Pacific	B1	↘	B3	↘	G1900	B7	↘	B5	B8	↘	↘	B40	B38/B41
Overseas Full Band	B1	↘	B3	B20	G1900	B7	↘	B5	B8	B28A	B28B	B40	B38/B41

Note: COMPATIBLE DESIGN FOR B4 PRX SAW AND DUPLEXER AND SEABE PAD IN PCB

5

4

3

2

1

D

C

B

A

5

4

3



2

1

iREPAIR



Rev	
<Rev>	
Rev	Revised Number
Alt	Change
Date: 2024-05-10 10:11:11	
Scale: 1:1	




File		Page Name = 67_RF_MMPA		REV: V10
DOCUMENT NO.:		Design Name = 98880_1_12_201905011200		D
DEPARTMENT:		DEPARTMENT = WINGTECH	DESIGNER:	LIUFENG
				
Date: 2019-05-01		Issue Monthly Date = Friday, May 10, 2019		Sheet 46 of 65

A


5

File		
<Title>		
Size	Document Number	Notes
All	<Doc>	

ANT_DIV_FEED



ANT_DIV_TUNER



BGSA14GN10


CTRL1	CTRL2	Operating mode
L	L	RF1 TO RFC
L	H	RF2 TO RFC
H	L	RF3 TO RFC
H	H	RF4 TO RFC

Note1: MUST BE CAP FOR SAR DETECT DESIGN

Note2: MUST BE IND FOR SAR DETECT DESIGN

Note3: OR RES IS RESERVED FOR SAR SENSOR DESENSE, PLACE CLOSE TO ANTENNA

Note4: share pad to PCB



5

4

3

2

1

D

C

B

A

iREPAIR



5

4


3

2


1

Title	Reserved	REV:	V01
DOCUMENT NO:	Design Name	Rev:	A1
DESIGNED BY:	WINGTECH S.A.	DESIGNED:	WINGTECH S.A.
Date:	Friday, May 10, 2019	Sheet	50 of 65



B3 DRX

[illegible][illegible]

Title	Page Name = 72_DRX_LMB		REV: V10
DOCUMENT NO.:	Design Name = 93860_1_12_201905111236		6 = D
DEPARTMENT:	DEPARTMENT = WINGTECH	DESIGNER = LAUFENGLES	
WINGTECH			
Date:	Page Modify Date = Friday, May 10, 2019	Sheet	51 of 65



iREPAIR



Note: COMPATIBLE DESIGN, AND SHARE PAD IN PCB

File Name	Page Name = 73_DRX_HB	REV: V10
DOCUMENT NO.:	Design Name = 9888A_1_1_2019081112	Rev: D
DESIGNER:	DESIGNER = VIKINGTECH	DESIGNER = VIKINGTECH
Date:	Page Modify Date = Friday, May 10, 2019	Sheet 02 of 05

5

4

3

2

1

D

C

B

A

5

4

3

2

1

iREPAIR



Title	
Author	
Editor	
Reviewer	
Approved	
Version	1.0

5

4

3

2

1

5

4

3

2

1

iREPAIR



Title		Reserved	REV: V00
DOCUMENT NO:		Design Name	Rev: A1
DRAWN BY:		WROTECH SA	DESIGNED: (LEFT EMPTY)
Date:		Friday, May 10, 2019	Sheet 04 of 05

WROTECH

D

C

B


A

iREPAIR



Title		Reserved	REV: V00
DOCUMENT NO:		Design Name	Rev: A1
DRAWN BY:		WROTECH 04	DESIGNED: (LEFT FIELD)
DATE:		Friday, May 10, 2019	Sheet 05 of 05







iREPAIR



Note: COMPATIBLE DESIGN FOR WIFI RF SWITCH USE OR AFTER MP

Title		Reserved	REV: V10
DOCUMENT NO.:		Design Name	Size: D
DEPARTMENT:		WINGTECH-SH	DESIGNER: LUPENGLEI
			
Date:		Friday, May 10, 2019	Sheet 37 of 60



iREPAIR



Nota: COMPATIBLE DESIGN FOR GPS POST SAW SHARE PAD IN PCB

Title		Reserved	REV: V00
DOCUMENT NO.:		Design Name	Size D
DEPARTMENT:		WINGTECH-SH	DESIGNER: LUPENGLEI
WINGTECH			
Date:		Friday, May 10, 2019	Sheet 58 of 65

iREPAIR



Title		Reserved	REV: V01
DOCUMENT NO:		Design Name	Rev: A1
DRAWN BY:		WROTECH 04	DESIGNED: (LEFT FIELD)
DATE:		Friday, May 10, 2019	Sheet 01 of 01

D

C

B

A

iREPAIR



Title		Reserved	REV: V00
DOCUMENT NO:		Design Name	Rev: A1
DRAWN BY:		WROTECH 04	DESIGNED: (LEFT FIELD)
DATE:		Friday, May 10, 2019	Sheet 00 of 05

iREPAIR



Title		10_BB_POWER_PDN	REV: V10
DOCUMENT NO:		Design Name	Rev ID
DEPARTMENT:		WINGTECH-62	DESIGNER: LUPENG-63
Date:		Friday, May 10, 2019	Sheet 01 of 05


If SYS CLK is used, the SYS_CLK_REF signal needs to be connected to the host GPIO pin that configures as SRCLKENAI mode and this pin must be default low

NOTE6: CK218/CK219 place close to XIN/XOUT Balls (less than 5mm)

iREPAIR



Title	Reserved	REV:	V01
DOCUMENT NO:	Design Name	Rev:	A1
DESIGNED BY:	WINGTECH S.A.	DESIGNED BY:	WINGTECH S.A.
Date:	Friday, May 10, 2019	Sheet	02 of 05



TITLE: Reserved		REV: V10
DOCUMENT NO.: Design Name		Size: A1
DEPARTMENT: WINGTECH-SH	DESIGNER: LUFENGQI	
WINGTECH		

D

C

B

A

iREPAIR



Title		Reserved		REV: V10	
DOCUMENT NO.:		Design Name		Size: A1	
DEPARTMENT:		WINGTECH-SH		DESIGNER: LUFENGLE	
WINGTECH					
Date:		Friday, May 10, 2019		Sheet 04 of 05	

iREPAIR

